CPU Datapath The following figure shows the overall datapath of the simple 5-stage CPU we have learned. Instruction Instr. Decode Fetch Execute Addr. Calc Memory Access Write : Reg. Fetch Вack Next SEQ PC Noxt SEQ PC Next PC RS1 RS2 MUX3 ZEHO? MUXT MUX4 Imm MUX2 Given a memory load instruction, "mov RO; R1+1000]," please give the input that should pe selected at each multiplexer. You can write "none" for che multiplexers that are not used for this nstruction. Ca) MUX1: [b) MUX2: c) MUX3: d) MUX4: WB Data MEM/WB Mamory MUX EX/ MEM ALU MUX MUX ID/EX Sign Extend Reg File IF/ ID Adder Memory Address <

Systems Architecture
7th Edition
ISBN:9781305080195
Author:Stephen D. Burd
Publisher:Stephen D. Burd
Chapter4: Processor Technology And Architecture
Section: Chapter Questions
Problem 26VE: _____ is a CPU design technique in which instruction execution is divided into multiple stages and...
icon
Related questions
Question
CPU Datapath
The following figure shows the overall datapath of the simple 5-stage CPU we have learned.
Instruction Instr. Decode
: Reg. Fetch
Execute
Addr. Calc
Memory
Access
Write
Вack
Fetch
Next SEQ PC
Next SEQ PC
Next PC
RS1
RS2
MUX3
ZERO?
MUXI
MUX4
Imm
MUX2
Given a memory load instruction, "mov RO;
[R1+1000]," please give the input that should
be selected
at each multiplexer. You can write "none" for
the multiplexers that are not used for this
instruction.
(а) MUX1:
(b) MUX2:
(c) MUX3:
(d) MUX4:
WB Data
MUX
MEM / WB
Mamon
MUX
EX/MEM
ALU
MUX
MUX
ID/EX
Sign
Reg File
Extend
IF/ ID
Adder
Memory
Address
Transcribed Image Text:CPU Datapath The following figure shows the overall datapath of the simple 5-stage CPU we have learned. Instruction Instr. Decode : Reg. Fetch Execute Addr. Calc Memory Access Write Вack Fetch Next SEQ PC Next SEQ PC Next PC RS1 RS2 MUX3 ZERO? MUXI MUX4 Imm MUX2 Given a memory load instruction, "mov RO; [R1+1000]," please give the input that should be selected at each multiplexer. You can write "none" for the multiplexers that are not used for this instruction. (а) MUX1: (b) MUX2: (c) MUX3: (d) MUX4: WB Data MUX MEM / WB Mamon MUX EX/MEM ALU MUX MUX ID/EX Sign Reg File Extend IF/ ID Adder Memory Address
Expert Solution
trending now

Trending now

This is a popular solution!

steps

Step by step

Solved in 2 steps

Blurred answer
Knowledge Booster
Fundamentals of Computer System
Learn more about
Need a deep-dive on the concept behind this application? Look no further. Learn more about this topic, computer-science and related others by exploring similar questions and additional content below.
Similar questions
  • SEE MORE QUESTIONS
Recommended textbooks for you
Systems Architecture
Systems Architecture
Computer Science
ISBN:
9781305080195
Author:
Stephen D. Burd
Publisher:
Cengage Learning