5. Provide the hexadecimal representation of the following instruction: add x9, x20, x21 a. 0x00148493 b. 0x015A0083 C. 0x015A04B3 d. Ox015C00D3 6. Given the binary number below, what assembly language does it represent? 0000 0001 0101 1010 0000 0100 1011 0011 a. add x9, x20, x21 b. sub x9, x20, x21 C. addi x9, x9, 1 d. add x9, x9, x1 7. Assume that registers x5 and x6 hold the values 0x0000ABCD and Ox12345678 respectively. What is the value of x30 for the following assembly code? or x30, x5, x6 a. 0x00000248 b. Ox00002480 C. 0x1234FFFD d. Ox1234FFFF 8. Provide the instruction type of the following instruction: add x9, x20, x21 a. R-type b. 1-type c. S-type d. U-type 9. What decimal number does the bit pattern 0x3FA00000 represent if it is a floating point number? Use the IEEE 754 standard. a. 1.00 b. 1.25 c. 1.50 d. 1.75 10. Write down the binary representation of the decimal number 14.75 assuming the IEEE 754 single precision format. a. Ox416C0000 b. 0x418C0000 c. Ox41940000 d. Ox419C0000

5. Provide the hexadecimal representation of the following instruction: add x9, x20, x21 a. 0x00148493 b. 0x015A0083 C. 0x015A04B3 d. Ox015C00D3 6. Given the binary number below, what assembly language does it represent? 0000 0001 0101 1010 0000 0100 1011 0011 a. add x9, x20, x21 b. sub x9, x20, x21 C. addi x9, x9, 1 d. add x9, x9, x1 7. Assume that registers x5 and x6 hold the values 0x0000ABCD and Ox12345678 respectively. What is the value of x30 for the following assembly code? or x30, x5, x6 a. 0x00000248 b. Ox00002480 C. 0x1234FFFD d. Ox1234FFFF 8. Provide the instruction type of the following instruction: add x9, x20, x21 a. R-type b. 1-type c. S-type d. U-type 9. What decimal number does the bit pattern 0x3FA00000 represent if it is a floating point number? Use the IEEE 754 standard. a. 1.00 b. 1.25 c. 1.50 d. 1.75 10. Write down the binary representation of the decimal number 14.75 assuming the IEEE 754 single precision format. a. Ox416C0000 b. 0x418C0000 c. Ox41940000 d. Ox419C0000

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 15VE: A(n) ________________ instruction always alters the instruction execution sequence. A(n)...

See similar textbooks

Similar questions

if BX=1000, DS=0400, and AL=EDH, for the following instruction: MOV [BX] + 1234H, AL. the physical address is O 6243H O 4234H O 6234H O 6324H O 4244H
SP=1239H, SS=9876H, the physical address is AAAFOH Non of them 1BC06H 0AAAFH 99999H if BX=1000, DS=0400, and AL=EDH, for the following instruction: MOV [BX] + 1234H, AL. the physical address is 6324H O 4244H 4234H 6234H 6243H O
Given the machine code, identify the instruction line or command line. Use CAPITAL LETTERS . No spaces in the operand side. NO need to include "H" for any immediate or displacement value. e.g. MOV AX,BX GIVEN: 00001111 10110111 00010110 10101011 00111111
B) Compute the rtype mips instruction from the following binary representation: 0000 0001 0100 1011 0100 1000 0010 0000
Convert the instruction below to the machine code (in hexadecimal). DECF O'310', W, A Ox Convert the instruction below to the machine code (in hexadecimal). TSTFSZ INDFI, A Ox
Two word-wide unsigned integers are stored at the memory addresses 0A00 H and 0A02 H respectively, Write an instruction sequence that computes and stores their sum, difference, product, and quotient then Store these results at consecutive memory locations starting at address 0A10 H in memory. To obtain the difference, subtract the integer at 0A02 H from the integer at 0A00 H. For the division, divide the integer at 0A00H by the integer at 0A02 H. Use register indirect relative addressing mode to store the various result.
With the aid of Visual Studio, trace the result for each of the instruction in Code Segment. Show or explain your answers in hexadecimal format. (i) .DATA WORD 50h, 60h, 70h, 80h Arr2 DWORD 300h, 400h, 500h, 600h Arrl .CODE MOV CX, [Arrl+2] MOV DX, [Arrl+6] MOV EBX , [Arr2+8] (i) DATA Datal SBYTE -60 .CODE MOV AL , Datal CBW MOV BL , +7 IDIV BL (iii) .DATA Arr3 WORD 800h, 900h, 1000h 警 .CODE MOV EDI , OFFSET Arr3 MOV BX , [EDI] ADD EDI , TYPE Arr3 ADD BX , [EDI] ADD EDI , 2 ADD BX , [EDI]
3. For each instruction in the table, write 8 hexadecimal digits that represent the 32 bits in the destination register after the instruction is executed. Assume s0 is 0x98AB3C6A, s1 is 0x20503666. Instructions to, 50, s1 t1, so, s1 t2, so, s1 t3, 50, 51 addi t4, 50, 0x210 wwwwwww andi t5, 50, -16 add and or xor slli t6, 50, 12 srai s2, 50, 8 Dest. reg. in 8 hexadecimal digits
Convert the given hex value to its R-format MIPS instruction by completing the following table. The instruction and letters for registers must be in lower case. DO NOT TYPE DOLLAR SIGNS WITH REGISTERS. Hex Opcode (decimal) rs (decimal) rt (decimal) rd (decimal) funct (decimal) Instruction 02488822 O 18 16 17 34 sub s4 $$1 " $ to " LA
Given the number Ox21100006, what is it when interpreted as a MIPS instruction? 1. The instruction format is type |. (R, I, or J?) 2. The opcode value is (specify as a hexadecimal value, e.g., OxfEE3, lower-case x, upper case hex values.)
For instruction: j Label The instruction is at address 01000000 00000000 00000000 001110. Given an 26-bit immediate field: 00000000 00000000 00000010 00. Enter the first and last 6 bits of the 32-bit address the CPU will construct. Ex: 000101 00 00000000 00000000 00 Ex: 000110
Memory 12200 12201 12202 12203 12204 Content %D AA EE FF 22 What result is produced in the destination operand by execution the following instruction? a- LEA SI[DI+Bx+5] b- LDS SI.[200]