a) Provide the instruction type, assembly language instruction, and binary representation of instruction described by the following LEGv8 fields: op = 0x658, Rm = 13, Rn = 15, Rd = 17, shamt = 0 b) Determine the assembly language instruction equivalent for the 32bit instruction value: 1000 1011 0001 0111 0000 0010 1000 1011. c) Describe the function of an assembler and disassembler. d) Describe the key difference between ‘memory’ and ‘register’ operands. e) Describe why we prefer to use ‘register’ instructions as much as possible.

a) Provide the instruction type, assembly language instruction, and binary representation of instruction described by the following LEGv8 fields: op = 0x658, Rm = 13, Rn = 15, Rd = 17, shamt = 0 b) Determine the assembly language instruction equivalent for the 32bit instruction value: 1000 1011 0001 0111 0000 0010 1000 1011. c) Describe the function of an assembler and disassembler. d) Describe the key difference between ‘memory’ and ‘register’ operands. e) Describe why we prefer to use ‘register’ instructions as much as possible.

Systems Architecture

7th Edition

ISBN:9781305080195

Author:Stephen D. Burd

Publisher:Stephen D. Burd

Chapter4: Processor Technology And Architecture

Section: Chapter Questions

Problem 15VE: A(n) ________________ instruction always alters the instruction execution sequence. A(n)...

See similar textbooks

Similar questions

_____ is a CPU design technique in which instruction execution is divided into multiple stages and different instructions can execute in different stages simultaneously.
8, Provide the type, assembly language instruction, and binary representation of instruction described by the following MIPS fields: op = 0, rs = 16, rt= 15, rd = 25, shamt = 0, function = 34
Q2. For the following assume that values A, B, C, D, E, and F reside in memory. Also assume that instruction operation codes are represented in 6 bits, memory addresses are 64 bits, data size is 32 bits and register addresses are 5 bits. a. For each instruction set architecture shown in Figure A.1, how many addresses or names (including both memory and register), appear in each instruction for the code to compute C = A+ B, and what is the total code size? passor TOS Memory (A) Accumulator (C) Registry (D) Re loed oore Figure A.1 Operand locations for four instruction set architecture classes. The arrows indicate whether the oper and is an input or the result of the orithmetic-logical unit ALU operation, or both an input and result Lighter shoes indicate inputs, and the dark shode indicates the result in a top of stack (TOS) register points to the top input operand, which is combined with the operand below. The first operand is removed from the stack, the result takes the place of the…
The description of three-address instructions species the components of each type of instruction, but it does not specify the representation of these instructions in a data structure. Write the three – address code for the following expressions:(i) a = b * −c + b * −C(ii) A = −B * (C + D)(iii) (4 * 7 + 1) * 2(iv) a * - (b + c)
QuedT: Choose the correct answer: [ Opcode, funct3 and funct7/6 in instruction format are used to identify the: (a) function. (b) instruction. (e) branch. (d) memory address. The register that hold the address of the current instruction being executed is called: (a) saved register. (b) global pointer. (e) stack pointer. (d) program counter. Placing the executable file into the memory for execution by the processor is the role of (a) assembler. (b) linker. (e) loader. (d) compiler. The part which responsible for transmitting the data to/from the processor is: (a) control unit. (b) Datapath. (c) data bus. (d) memory. Parallel hardware cannot be used for faster division because: (a) subtraction is conditional on sign of remainder. (b) multiplication is conditional on sign of remainder. (c) subtraction is conditional on sign of divisor. (d) multiplication is conditional on sign of divisor. we cannot slower the clock cycle to fit the floating-point adder algorithm into one clock cycle…
Outline the machine language instruction format (i.e., describe how themachine language instruction is divided into fields and state what each field is used for), and give the decimal value of each field, for each instruction in the following block of code. Assume that the name “proc” represents memory address 4000 10 . (NOTE: for the bne and jal instructions, look carefully at the descriptions in the lecture notes for how branch and j format instructions are represented in machine language. Also be aware that when run using the default settings, QtSpim does not actually calculate the correct numeric constant field for branches, and so it will not show the correct machine code for "bne $s0, $t5, loop". As described in the text, the offset to the branch destination is measured in words, and calculated from the instruction after the branchinstruction.)loop: lw $s0,0($s3)subu $s3,$s3,$t1bne $s0, $t5, loopandi $t2,$s4,20jal proc
Choose the correct answer: Opcode, funct3 and funct7/6 in instruction format are used to identify the: ● (a) function. (b) instruction. (c) branch. (d) memory address. The register that hold the address of the current instruction being executed is called: (a) saved register. (b) global pointer. (e) stack pointer. (d) program counter. Placing the executable file into the memory for execution by the processor is the role of: (a) assembler. (b) linker. (e) loader. (d) compiler. ● The part which responsible for transmitting the data to/from the processor is: (a) control unit. (b) Datapath. (c) data bus. (d) memory. ● ● Parallel hardware cannot be used for faster division because: (a) subtraction is conditional on sign of remainder. (b) multiplication is conditional on sign of remainder. (c) subtraction is conditional on sign of divisor. (d) multiplication is conditional on sign of divisor. ● we cannot slower the clock cycle t fit the floating-point adder algorithm into one clock cycle…
Assume that the instruction pointer, EIP, contains 9810 and the assembly language representation of the instruction in memory at address 9810 is JAE 131. If the flags are currently CF=1, ZF=0 and SF=0 what is the value of the EIP after the instruction executes? The answer 102 is not correct so what is the correct answer?
5. Provide the instruction type, assembly language instruction, and binary representation of instruction described by the following RISC-V fields: opcode=0x33, funct3=0x0, funct7=0x20, rs2=5, rs1=7, rd%36
1. Convert the Hexadecimal string C78700103412H to equivalent Assembly Language instruction. Show your solution.2. Convert the Assembly Language Instruction MOV SI,[BX+2] to Machine Language Instruction
Assume that the instruction pointer, EIP, contains 10410 and the assembly language representation of the instruction in memory at address 10410 is JNE 59. If the flags are currently CF=1, ZF=0 and SF=1 what is the value of the EIP after the instruction executes?
Assume that the instruction pointer, EIP, contains 9810 and the assembly language representation of the instruction in memory at address 9810 is JAE 131. If the flags are currently CF=1, ZF=0 and SF=0 what is the value of the EIP after the instruction executes?